Floating Point Reciprocal

February 2025



Product Specification

ReciprocalCore Facts

- Design File Formats: VHDL
- Verification: Test Bench
- Instantiation Templates: VHDL
- Simulation Tool Used: Vivado Simulator (XSIM)
- Support Provided by: Barzak

Features

- Available under terms of the Barzak IP License
- IEEE-754 compatible (accurate to 1 ULP but does not support full IEEE-754 rounding modes. Supports only round to zero)
- Single-precision real format support
- 5-stage pipelined architecture
- Accuracy 1 ULP
- Results available every clock cycle
- Fully configurable and synthesizable
- Implemented using Harmonized Parabolic Synthesis for optimal accuracy
- Supports normalized numbers, NaN and infinity

Example Implementation Statistics for Xilinx FPGA

Family	Example device	Fmax(Mhz)	LUT	FF	DSP	BRAM
Zynq Ultrascale	XCZU7EV- 3	260.485	159	165	10	1.5

Architecture Overview

• **5 stage pipeline unit:** The computational unit is divided into five stages. Each stage is set by the divided computational formula of Harmonized Parabolic Synthesis.

Core I/O Signals

Signal	Direction	Description
clk	Input	Global system clock
datai[31:0]	Input	32-bit input data bus
datao[31:0]	Output	32-bit output data bus

Applications

- Math coprocessors
- DSP algorithms
- Embedded arithmetic processing
- Real-time signal processing
- Image and Video Processing
- Financial calculations

Verification Methods

The Barzak Reciprocal core has been verified in simulation using fully automated testbenches. The reciprocal result is evaluated for 2²³(8,388,608) inputs (every conceivable mantissa value).

Additionally, verification was performed using an FPGA testing board, comparing computed reciprocal results with a PC-based IEEE-754 floating-point processor.

Related Information

For more information on Barzak products and services, contact:

Barzak Viktoriagatan 6b Halmstad 302 45 Sweden & +46 708 159 422 () www.barzak.se